This repository has been archived on 2024-06-20. You can view files and clone it, but you cannot make any changes to it's state, such as pushing and creating new issues, pull requests or comments.
coffee.pygments/tests/examplefiles/systemverilog/flipflop.sv.output
2021-12-03 15:57:48 +01:00

97 lines
2.4 KiB
Text
Generated

'module' Keyword
' ' Text.Whitespace
'toplevel' Name
'(' Punctuation
'clock' Name
',' Punctuation
'reset' Name
')' Punctuation
';' Punctuation
'\n ' Text.Whitespace
'input' Keyword
' ' Text.Whitespace
'clock' Name
';' Punctuation
'\n ' Text.Whitespace
'input' Keyword
' ' Text.Whitespace
'reset' Name
';' Punctuation
'\n \n ' Text.Whitespace
'reg' Keyword.Type
' ' Text.Whitespace
'flop1' Name
';' Punctuation
'\n ' Text.Whitespace
'reg' Keyword.Type
' ' Text.Whitespace
'flop2' Name
';' Punctuation
'\n \n ' Text.Whitespace
'always' Keyword
' ' Text.Whitespace
'@' Punctuation
' ' Text.Whitespace
'(' Punctuation
'posedge' Keyword
' ' Text.Whitespace
'reset' Name
' ' Text.Whitespace
'or' Keyword
' ' Text.Whitespace
'posedge' Keyword
' ' Text.Whitespace
'clock' Name
')' Punctuation
'\n ' Text.Whitespace
'if' Keyword
' ' Text.Whitespace
'(' Punctuation
'reset' Name
')' Punctuation
'\n ' Text.Whitespace
'begin' Keyword
'\n ' Text.Whitespace
'flop1' Name
' ' Text.Whitespace
'<' Operator
'=' Operator
' ' Text.Whitespace
'0' Literal.Number.Integer
';' Punctuation
'\n ' Text.Whitespace
'flop2' Name
' ' Text.Whitespace
'<' Operator
'=' Operator
' ' Text.Whitespace
'1' Literal.Number.Integer
';' Punctuation
'\n ' Text.Whitespace
'end' Keyword
'\n ' Text.Whitespace
'else' Keyword
'\n ' Text.Whitespace
'begin' Keyword
'\n ' Text.Whitespace
'flop1' Name
' ' Text.Whitespace
'<' Operator
'=' Operator
' ' Text.Whitespace
'flop2' Name
';' Punctuation
'\n ' Text.Whitespace
'flop2' Name
' ' Text.Whitespace
'<' Operator
'=' Operator
' ' Text.Whitespace
'flop1' Name
';' Punctuation
'\n ' Text.Whitespace
'end' Keyword
'\n' Text.Whitespace
'endmodule' Keyword
'\n' Text.Whitespace